## High Speed PWM Controller

## FEATURES

- Compatible with Voltage or Current Mode Topologies
- Practical Operation Switching Frequencies to 1 MHz
- 50ns Propagation Delay to Output
- High Current Dual Totem Pole Outputs (1.5A Peak)
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start / Max. Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Low Start Up Current (1.1mA)


## DESCRIPTION

The UC1825 family of PWM control ICs is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either cur-rent-mode or voltage mode systems with the capability for input voltage feed-forward.

Protection circuitry includes a current limit comparator with a 1V threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800 mV of hysteresis assures low start up current. During under-voltage lockout, the outputs are high impedance.
These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage (Pins 13, 15) . . . . . . . . . . . . . . . . . . . . . . . 30V
Output Current, Source or Sink (Pins 11, 14)
DC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Analog Inputs
(Pins 1, 2, 7). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 7 V
(Pin 8, 9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to 6V
Clock Output Current (Pin 4) . . . . . . . . . . . . . . . . . . . . . . . -5mA
Error Amplifier Output Current (Pin 3) . . . . . . . . . . . . . . . . 5mA
Soft Start Sink Current (Pin 8) . . . . . . . . . . . . . . . . . . . . . 20mA
Oscillator Charging Current (Pin 5) . . . . . . . . . . . . . . . . . . -5mA
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1W
Storage Temperature Range . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 seconds) . . . . . . . . . . 300 ${ }^{\circ} \mathrm{C}$
Note 1: All voltages are with respect to GND (Pin 10); all cur-
rents are positive into, negative out of part; pin numbers refer to DIL-16 package.
Note 3: Consult Unitrode Integrated Circuit Databook for thermal limitations and considerations of package.

## SOIC-16 (Top View) <br> DW Package



CONNECTION DIAGRAMS


| PLCC-20 \& LCC-20 (Top View) <br> Q \& L Packages | PACKAGE PIN FUNCTION |  |
| :---: | :---: | :---: |
|  | FUNCTION | PIN |
|  | N/C | 1 |
|  | INV | 2 |
|  | NI | 3 |
|  | E/A Out | 4 |
|  | Clock | 5 |
|  | N/C | 6 |
|  | RT | 7 |
| 3212019 | CT | 8 |
| 418 | Ramp | 9 |
| 517 17 | Soft Start | 10 |
| 6 16 | N/C | 11 |
| 6 | ILIM/SD | 12 |
| 7 (15 | Gnd | 13 |
| 8 - 14. | Out A | 14 |
| 910111213 | Pwr Gnd | 15 |
|  | N/C | 16 |
|  | Vc | 17 |
|  | Out B | 18 |
|  | Vcc | 19 |
|  | Vref 5.1V | 20 |

## THERMAL RATINGS TABLE

| Package | ӨJA | OJc |
| :---: | :---: | :---: |
| DIL-16J | $80-120$ | $28^{(2)}$ |
| DIL-16N | $90^{(1)}$ | 45 |
| PLCC-20 | $43-75(1)$ | 34 |
| LCC-20 | $70-80$ | $20^{(2)}$ |
| SOIC-16 | $50-120^{(1)}$ | 35 |

(1) Specified $\Theta_{J A}$ (junction to ambient) is for devices mounted to $5 \mathrm{in}^{2}$ FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for $5 \mathrm{in}^{2}$ aluminum PC board. Test PWB was 0.062 in thick and typically used 0.635 mm trace widths for power packages and 1.3 mm trace widths for non-power packages with $100 \times 100$ mil probe land area at the end of each trace.
(2) $\Theta_{\text {Jc }}$ data values stated were derived from MIL-STD-1835B. MIL-STD-1835B states that the baseline values shown are worst case (mean +2 s ) for a $60 \times 60 \mathrm{mil}$ microcircuit device silicon die and applicable for devices with die sizes up to 14400 square mils. For device die sizes greater than 14400 square mils use the following values; dual-in-line, $11^{\circ} \mathrm{C} / \mathrm{W}$; flat pack $10^{\circ} \mathrm{C} / \mathrm{W}$; pin grid array, $10^{\circ} \mathrm{C} / \mathrm{W}$.

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for, $\mathrm{RT}=3.65 \mathrm{k}, \mathrm{CT}=1 \mathrm{nF}, \mathrm{Vcc}$ $=15 \mathrm{~V},-55^{\circ} \mathrm{C}<\mathrm{TA}_{\mathrm{A}}<125^{\circ} \mathrm{C}$ for the UC1825, $-40^{\circ} \mathrm{C}<\mathrm{TA}<85^{\circ} \mathrm{C}$ for the UC2825, and $0^{\circ} \mathrm{C}<\mathrm{TA}<70^{\circ} \mathrm{C}$ for the UC3825, TA=To.

| PARAMETERS | TEST CONDITIONS | UC1825 UC2825 |  |  | UC3825 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TOP | MAX | MIN | TOP | MAX |  |
| Reference Section |  |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{TO}=25^{\circ} \mathrm{C}, \mathrm{IO}=1 \mathrm{~mA}$ | 5.05 | 5.10 | 5.15 | 5.00 | 5.10 | 5.20 | V |
| Line Regulation | $10 \mathrm{~V}<\mathrm{Vcc}<30 \mathrm{~V}$ |  | 2 | 20 |  | 2 | 20 | mV |
| Load Regulation | $1 \mathrm{~mA}<\mathrm{lo}<10 \mathrm{~mA}$ |  | 5 | 20 |  | 5 | 20 | mV |
| Temperature Stability* | TMIN $<$ TA $<$ TMAX |  | 0.2 | 0.4 |  | 0.2 | 0.4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Total Output Variation* | Line, Load, Temperature | 5.00 |  | 5.20 | 4.95 |  | 5.25 | V |
| Output Noise Voltage* | $10 \mathrm{~Hz}<\mathrm{f}<10 \mathrm{kHz}$ |  | 50 |  |  | 50 |  | $\mu \mathrm{V}$ |
| Long Term Stability* | $\mathrm{T} J=125^{\circ} \mathrm{C}, 1000 \mathrm{hrs}$. |  | 5 | 25 |  | 5 | 25 | mV |
| Short Circuit Current | VREF $=0 \mathrm{~V}$ | -15 | -50 | -100 | -15 | -50 | -100 | mA |
| Oscillator Section |  |  |  |  |  |  |  |  |
| Initial Accuracy* | $\mathrm{TJ}=2^{\circ} \mathrm{C}$ | 360 | 400 | 440 | 360 | 400 | 440 | kHz |
| Voltage Stability* | $10 \mathrm{~V}<\mathrm{Vcc}<30 \mathrm{~V}$ |  | 0.2 | 2 |  | 0.2 | 2 | \% |
| Temperature Stability* | TMIN $<$ TA $<$ TMAX |  | 5 |  |  | 5 |  | \% |
| Total Variation* | Line, Temperature | 340 |  | 460 | 340 |  | 460 | kHz |
| Oscillator Section (cont.) |  |  |  |  |  |  |  |  |
| Clock Out High |  | 3.9 | 4.5 |  | 3.9 | 4.5 |  | V |
| Clock Out Low |  |  | 2.3 | 2.9 |  | 2.3 | 2.9 | V |
| Ramp Peak* |  | 2.6 | 2.8 | 3.0 | 2.6 | 2.8 | 3.0 | V |
| Ramp Valley* |  | 0.7 | 1.0 | 1.25 | 0.7 | 1.0 | 1.25 | V |
| Ramp Valley to Peak* |  | 1.6 | 1.8 | 2.0 | 1.6 | 1.8 | 2.0 | V |
| Error Amplifier Section |  |  |  |  |  |  |  |  |
| Input Offset Voltage |  |  |  | 10 |  |  | 15 | mV |
| Input Bias Current |  |  | 0.6 | 3 |  | 0.6 | 3 | $\mu \mathrm{A}$ |
| Input Offset Current |  |  | 0.1 | 1 |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Open Loop Gain | 1 V < Vo < 4V | 60 | 95 |  | 60 | 95 |  | dB |
| CMRR | $1.5 \mathrm{~V}<\mathrm{Vcm}<5.5 \mathrm{~V}$ | 75 | 95 |  | 75 | 95 |  | dB |
| PSRR | 10 V < Vcc < 30V | 85 | 110 |  | 85 | 110 |  | dB |
| Output Sink Current | VPIN $3=1 \mathrm{~V}$ | 1 | 2.5 |  | 1 | 2.5 |  | mA |
| Output Source Current | VPIN $3=4 \mathrm{~V}$ | -0.5 | -1.3 |  | -0.5 | -1.3 |  | mA |
| Output High Voltage | $\operatorname{IPIN} 3=-0.5 \mathrm{~mA}$ | 4.0 | 4.7 | 5.0 | 4.0 | 4.7 | 5.0 | V |
| Output Low Voltage | $\operatorname{IPIN} 3=1 \mathrm{~mA}$ | 0 | 0.5 | 1.0 | 0 | 0.5 | 1.0 | V |
| Unity Gain Bandwidth* |  | 3 | 5.5 |  | 3 | 5.5 |  | MHz |
| Slew Rate* |  | 6 | 12 |  | 6 | 12 |  | V/us |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for, $\mathrm{RT}=3.65 \mathrm{k}, \mathrm{CT}=1 \mathrm{nF}, \mathrm{Vcc}$ $=15 \mathrm{~V},-55^{\circ} \mathrm{C}<\mathrm{TA}<125^{\circ} \mathrm{C}$ for the UC1825, $-40^{\circ} \mathrm{C}<\mathrm{TA}<85^{\circ} \mathrm{C}$ for the UC2825, and $0^{\circ} \mathrm{C}<\mathrm{TA}<70^{\circ} \mathrm{C}$ for the UC3825, TA=TJ.

| PARAMETERS | TEST CONDITIONS | UC1825 UC2825 |  |  | UC3825 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TOP | MAX | MIN | TOP | MAX |  |
| PWM Comparator Section |  |  |  |  |  |  |  |  |
| Pin 7 Bias Current | VPIN $7=0 \mathrm{~V}$ |  | -1 | -5 |  | -1 | -5 | $\mu \mathrm{A}$ |
| Duty Cycle Range |  | 0 |  | 80 | 0 |  | 85 | \% |
| Pin 3 Zero DC Threshold | VPIN $7=0 \mathrm{~V}$ | 1.1 | 1.25 |  | 1.1 | 1.25 |  | V |
| Delay to Output* |  |  | 50 | 80 |  | 50 | 80 | ns |
| Soft-Start Section |  |  |  |  |  |  |  |  |
| Charge Current | VPIN $8=0.5 \mathrm{~V}$ | 3 | 9 | 20 | 3 | 9 | 20 | $\mu \mathrm{A}$ |
| Discharge Current | VPIN $8=1 \mathrm{~V}$ | 1 |  |  | 1 |  |  | mA |
| Current Limit / Shutdown Section |  |  |  |  |  |  |  |  |
| Pin 9 Bias Current | $0<$ VPIN $9<4 \mathrm{~V}$ |  |  | 15 |  |  | 10 | $\mu \mathrm{A}$ |
| Current Limit Threshold |  | 0.9 | 1.0 | 1.1 | 0.9 | 1.0 | 1.1 | V |
| Shutdown Threshold |  | 1.25 | 1.40 | 1.55 | 1.25 | 1.40 | 1.55 | V |
| Delay to Output |  |  | 50 | 80 |  | 50 | 80 | ns |
| Output Section |  |  |  |  |  |  |  |  |
| Output Low Level | IOUT $=20 \mathrm{~mA}$ |  | 0.25 | 0.40 |  | 0.25 | 0.40 | V |
|  | IOUT $=200 \mathrm{~mA}$ |  | 1.2 | 2.2 |  | 1.2 | 2.2 | V |
| Output High Level | IOUT $=-20 \mathrm{~mA}$ | 13.0 | 13.5 |  | 13.0 | 13.5 |  | V |
|  | IOUT $=-200 \mathrm{~mA}$ | 12.0 | 13.0 |  | 12.0 | 13.0 |  | V |
| Collector Leakage | $\mathrm{Vc}=30 \mathrm{~V}$ |  | 100 | 500 |  | 10 | 500 | $\mu \mathrm{A}$ |
| Rise/Fall Time* | $C L=1 \mathrm{nF}$ |  | 30 | 60 |  | 30 | 60 | ns |
| Under-Voltage Lockout Section |  |  |  |  |  |  |  |  |
| Start Threshold |  | 8.8 | 9.2 | 9.6 | 8.8 | 9.2 | 9.6 | V |
| UVLO Hysteresis |  | 0.4 | 0.8 | 1.2 | 0.4 | 0.8 | 1.2 | V |
| Supply Current Section |  |  |  |  |  |  |  |  |
| Start Up Current | $\mathrm{VCC}=8 \mathrm{~V}$ |  | 1.1 | 2.5 |  | 1.1 | 2.5 | mA |
| ICC | VPIN 1, VPIN 7, VPIN 9 = 0V; VPIN $2=1 \mathrm{~V}$ |  | 22 | 33 |  | 22 | 33 | mA |

* This parameter not $100 \%$ tested in production but guaranteed by design.


## Printed Circuit Board Layout Considerations

UC3825

High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC1825 follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the output pin will serve
this purpose. 3) Bypass Vcc, Vc, and Vref. Use $0.1 \mu \mathrm{~F}$ monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the timing capacitor, CT, like a bypass capacitor.

## Error Amplifier Circuit



## PWM Applications




## Synchronized Operation

Two Units in Close Proximity


Generalized Synchronization



## Constant Volt-Second Clamp Circuit

The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, RT and CR are chosen so that the ramp at Pin 9 crosses the 1 V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.


## Output Section




UDG-92032-2
This test fixture is useful for exercising many of the As with any wideband circuit, careful grounding and byUC1825's functions and measuring their specifications. pass procedures should be followed. The use of a ground plane is highly recommended.

## Design Example: 50W, 48V to 5V DC to DC Converter - 1.5MHz Clock Frequency



## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-87681012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| 5962-8768101EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| 5962-8768101QFA | ACTIVE | CFP | W | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| 5962-8768101V2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | Call TI | N/ A for Pkg Type |
| 5962-8768101VEA | ACTIVE | CDIP | J | 16 | 1 | TBD | Call TI | N / A for Pkg Type |
| UC1825J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| UC1825J883B | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| UC1825JQMLV | ACTIVE | CDIP | J | 16 |  | TBD | Call TI | Call Tl |
| UC1825L | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| UC1825L883B | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| UC1825LQMLV | ACTIVE | LCCC | FK | 20 |  | TBD | Call TI | Call TI |
| UC1825W883B | ACTIVE | CFP | W | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| UC2825DW | ACTIVE | SOIC | DW | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DW/1 | PREVIEW | SOIC | DW | 16 |  | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWTR | ACTIVE | SOIC | DW | 16 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825J | ACTIVE | CDIP | $J$ | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| UC2825N | ACTIVE | PDIP | N | 16 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | N/A for Pkg Type |
| UC2825NG4 | ACTIVE | PDIP | N | 16 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | N/ A for Pkg Type |
| UC2825Q | ACTIVE | PLCC | FN | 20 | 46 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |
| UC2825QG3 | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br})$ | CU SN | Level-2-260C-1 YEAR |
| UC2825QTR | ACTIVE | PLCC | FN | 20 | 1000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |
| UC2825QTRG3 | ACTIVE | PLCC | FN | 20 | 1000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |
| UC3825DW | ACTIVE | SOIC | DW | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWG4 | ACTIVE | SOIC | DW | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWTR | ACTIVE | SOIC | DW | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| UC3825N | ACTIVE | PDIP | N | 16 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | N/ A for Pkg Type |
| UC3825NG4 | ACTIVE | PDIP | N | 16 | 25 | Green (RoHS \& | CU NIPDAU | N / A for Pkg Type |

PACKAGE OPTION ADDENDUM

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | no Sb/Br) |  |  |  |  |  |  |  |
| UC3825Q | ACTIVE | PLCC | FN | 20 | 46 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |
| UC3825QG3 | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU SN | Level-2-260C-1 YEAR |
| UC3825QTR | ACTIVE | PLCC | FN | 20 | 1000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |
| UC3825QTRG3 | ACTIVE | PLCC | FN | 20 | 1000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU SN | Level-2-260C-1 YEAR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-018

DW (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AA.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^0]Copyright © 2006, Texas Instruments Incorporated


[^0]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

