

CMOS 12-Bit Buffered Multiplying DAC

AD7545

FEATURES
12-Bit Resolution
Low Gain T.C.: 2ppm/°C typ
Fast TTL Compatible Data Latches
Single +5V to +15V Supply
Small 20-Pin 0.3" DIP and 20-Terminal Surface
Mount Packages
Latch Free (Schottky Protection Diode Not Re

Latch Free (Schottky Protection Diode Not Required)
Low Cost

Ideal for Battery Operated Equipment

FUNCTIONAL BLOCK DIAGRAM REB 20 AD7545 R 12.BIT MULTIPLYING DAC 2 AGND WR 17 INPUT DATA LATCHES 3 DGND DB11-DB0 (PINS 4-15)


GENERAL DESCRIPTION

The AD7545 is a monolithic 12-bit CMOS multiplying DAC with on-board data latches. It is loaded by a single 12-bit wide word and interfaces directly to most 12- and 16-bit bus systems. Data is loaded into the input latches under the control of the $\overline{\rm CS}$ and $\overline{\rm WR}$ inputs; tying these control inputs low makes the input latches transparent allowing direct unbuffered operation of the DAC.

The AD7545 is particularly suitable for single supply operation and applications with wide temperature variations.


The AD7545 can be used with any supply voltage from +5V to +15V. With CMOS logic levels at the inputs the device dissipates less than 0.5mW for $V_{\rm DD}$ = +5V.

PIN CONFIGURATIONS



		ı	DD = +5V Limits	v	DD = +15V Limits		
Parameter	Version	TA = +2	5°C Tmin, Tmex	TA = +2	5°C T _{min} , T _{max} 1	Units	Test Conditions/Comments
TATIC PERFORMANCE		T					
Resolution	All	12	12	12	12	Bits	
Relative Accuracy	J, A, S	±2	±2	±2	±2	LSB max	1
	K, B, T L, C, U	±1 ±1/2	±1 ±1/2	±1 ±1/2	±1 ±1/2	LSB max	İ
	GL, GC, GU	±1/2	±1/2	±1/2	±1/2	LSB max	
Differential Nonlinearity	J, A, S	±4	±4	±4	±4	LSB max	1
	K, B, T	±1	±1	±1	±1	LSB max	10-Bit Monotonic T _{min} to T _{max}
	L, C, U	±1	±1	±1	±1	LSB max LSB max	12-Bit Monotonic T _{min} to T _{max} 12-Bit Monotonic T _{min} to T _{max}
:	GL, GC, GU	±1	±1	±1	±1	LSB max	12-Bit Monotonic T _{min} to T _{max}
Gain Error (Using Internal RFB)2	J, A, S	±20	±20	±25	±25	LSB max	DAC Register Loaded with
	К, В, Т	±10	±10	±15	±15	LSB max	1111 1111 1111
	L, C, U GL, GC, GU	±5 ±1	±6 ±2	±10	±10	LSB max	Gain Error is Adjustable Using
Colo Transcolor Colo Colo Colo Colo Colo Colo Colo	GL, GC, GU	x1	12	±6	±7	LSB max	the Circuits of Figures 4, 5 and 6
Gain Temperature Coefficient ³ ΔGain/ΔTemperature	AII	±5	4.0		140		
	ALL	1 23	±5	±10	±10	ppm/°C max	Typical Value is 2ppm/°C for V _{DD} = +
DC Supply Rejection ³ ΔGain/ΔV _{DD}							
	All	0.015	0.03	0,01	0.02	% per % max	ΔV _{DD} = ±5%
Output Leakage Current at OUT1	J, K, L, GL A, B, C, GC	10 10	50 50	10 10	50 50	nA max	DB0-DB11 = 0V; WR, CS = 0V
·	S, T, U, GU	10	200	10	30 200	nA max	
YNAMIC PERFORMANCE	-,,,,,,,,	 	200	10		nA max	
Current Settling Time ³	All	2	2	2	2	μs max	To 1/2LSB, OUT 1 load = 100Ω, DAC
							output measured from falling edge of
Propagation Delay (from Digital				1			WR. CS = OV.
Input Change to 90%		1		l			
of final Analog Output)	All	300	_	250		ns max	OUT1 LOAD = 100Ω C _{EXT} = 13pF ⁴
Digital to Analog Glitch Impulse	All	400	_	250	_	nV sec typ	VREF = AGND
AC Feedthrough		l .		j			REP 11-11-1
Atiouti	All	5	5	5	5	mV p-p typ	V _{REF} = ±10V, 10kHz Sinewave
EFERENCE INPUT Input Resistance		l _					
(Pin 19 to GND)	All	7 25	7 25	7	7	kΩ min	Input Resistance TC = -300ppm/°C typ
NALOG OUTPUTS				25	25	kΩ max	Typical Input Resistance = 11kΩ
Output Capacitance ³							
Couri	All	70	70	70	70	pF max	DB0-DB11 = 0V, WR, CS = 0V
COUT1	All	200	200	200	200	pF max	DBO-DB11 = VDD, WR, CS = OV
IGITAL INPUTS							
Input High Voltage							
V _{IH} Input Low Voltage	All	2.4	2.4	13.5	13.5	V min	
V _{IL}	All	0.8	0.8				
Input Current	244	0.8	0.8	1.5	1.5	V max	
In	All	±1	±10	±1	±10	μA max	V _{IN} ≃ 0 or V _{DD}
Input Capacitance ³				l -		,	1M - 001 1DD
DB0-DB11 WR, CS	All	5	5	5	5	pF max	V _{IN} = 0
WK, C3	All	20	20	20	20	pF max	V _{IN} =0
WITCHING CHARACTERISTICS7		l					
Chip Select to Write Setup Time	All	280	380	180	200	ns min	See Timing Diagram
Chin Palance Wales II 14 mi		200	270	120	150	ns typ	Dec Tilling Diagram
Chip Select to Write Hold Time	All	1 _	_	l			
Write Pulse Width	All	0	0	0	0	ns min	
twn	All	250	400	160	240	ns min	tcs>twn, tcH>0
7.		175	280	100	170	ns typ	CSF WKI CHFO
Data Setup Time	Ali	140	210	90			
tos		100	150	60	120 80	ns min	
Data Hold Time					30	ns typ	
†DH	All	10	10	10	10	ns min	
OWER SUPPLY							
I _{DD}	Ail	2	2	2	2	mA max	All Digital Innuts Viv. or Viv.
		100	500	100	500	μA max	All Digital Inputs V _{IL} or V _{IH} All Digital Inputs OV or V _{DD}
		10	10	10	10	μ A typ	All Digital Inputs OV or VDD
OTES		4					
emperature Ranges as follows: J, K, L, GL vers A, B, C, GC vers	ons: -25°C to +85°C		l = 0V to VDD or VDD	ο to 0V,	Logic	inputs are MOS gates	s. Typical input current (+25°C) is less than 1nA ensure compliance.
S. T. U. GU vers	ions: -55°C to +125°C	lid on the	gh can be further reduc ceramic package (suffix	cea by connect (D) to DGND	ong the metal 'Samp	le tested at +25°C to cations subject to cha	ensure compliance.
			Lucumbe (mirror	,	- Sinecifi	cations subject to che	nge without notice
his includes the effect of Sppm max gain TC. Justanteed but not tested.							mage without houses.

WRITE CYCLE TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to DGND0.3V, +17V
Digital Input Voltage to DGND0.3V, V _{DD} +0.3V
V_{RFB} , V_{REF} to DGND ±25V
V_{PIN1} to DGND0.3V, V_{DD} +0.3V
AGND to DGND $-0.3V$, $V_{DD} + 0.3V$
Power Dissipation (Any Package) to +75°C 450mW
Derates above 75°C by

MODE SELECTION

WRITE MODE:	HOLD MODE:
CS and WR low, DAC responds to data bus (DB0-DB11) inputs.	Either CS or WR high, data bus (D80-D811) is locked out; DAC holds last data present when WR or CS assumed high state.

NOTES: $V_{DD} = +5V$; $t_r = t_f = 20ns$ $V_{DD} = +5V$; $t_r = t_f = 40ns$ All input signal rise and fall times measured from 10% to 90% of V_{DD} . Timing measurement reference level is $V_{BH} + V_{IL}/2$.

Operating Temperature

Commercial (J, K, L, GL) Grades 0 to +70°C
Industrial (A, B, C, GC) Grades25°C to +85°C
Extended (S, T, U, GU) Grades55°C to +125°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10secs) + 300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



TERMINOLOGY

RELATIVE ACCURACY: The amount by which the D/A converter transfer function differs from the ideal transfer function after the zero and full scale points have been adjusted. This is an end point linearity measurement.

DIFFERENTIAL NONLINEARITY: The difference between the measured change and the ideal change between any two adjacent codes. If a device has a differential nonlinearity of less than 1LSB then it will be monotonic, i.e., the output will always increase for an increase in digital code applied to the D/A converter.

PROPAGATION DELAY: This is a measure of the internal delay of the circuit and is measured from the time a digital input changes to the point at which the analog output at OUT1 reached 90% of its final value.

DIGITAL TO ANALOG GLITCH IMPULSE: This is a measure of the amount of charge injected from the digital inputs to the analog outputs when the inputs change state. It is usually specified as the area of the glitch in nVsecs and is measured with $V_{REF} = AGND$ and an ADLH0032CG as the output op amp, C1 (phase compensation) = 33pF.

ORDERING GUIDE¹

Model ²	Temperature Range	Relative Accuracy	Maximum Gain Error T _A =+25°C V _{DD} =+5V	Package Option ³
AD7545JN	0°C to +70°C	±2 LSB	±20 LSB	N-20
AD7545AQ	-25°C to +85°C	±2 LSB	±20 LSB	Q-20
AD7545SQ	-55℃ to +125℃	±2 LSB	±20 LSB	Q-20
AD7545KN	0°C to +70°C	±1 LSB	±10 LSB	N-20
AD7545BQ	−25°C to +85°C	±1 LSB	±10 LSB	Q-20
AD7545TQ	-55°C to +125°C	±1 LSB	±10 LSB	Q-20
AD7545LN	0°C to +70°C	±1/2 LSB	±5 LSB	N-20
AD7545CQ	−25°C to +85°C	±1/2 LSB	±5 LSB	Q-20
AD7545UQ	-55℃ to +125℃	±1/2 LSB	±5 LSB	Q-20
AD7545GLN	0°C to +70°C	±1/2 LSB	±1 LSB	N-20
AD7545GCQ	-25°C to +85°C	±1/2 LSB	±1 LSB	Q-20
AD7545GUQ	−55°C to +125°C	±1/2 LSB	±1 LSB	Q-20
AD7545JP	0°C to +70°C	±2 LSB	±20 LSB	P-20A
AD7545SE	-55°C to +125°C	±2 LSB	±20 LSB	E-20A
AD7545KP	0°C to +70°C	±1 LSB	±10 LSB	P-20A
AD7545TE	-55°C to +125°C	±1 LSB	±10 LSB	E-20A
AD7545LP	0°C to +70°C	±1/2 LSB	±5 LSB	P-20A
AD7545UE	-55°C to +125°C	±1/2 LSB	±5 LSB	E-20A
AD7545GLP	0°C to +70°C	±1/2 LSB	±1 LSB	P-20A
AD7545GUE	~55℃ to +125℃	±1/2 LSB	±1 LSB	E-20A

NOTES

¹Analog Devices reserves the right to ship ceramic packages (D-20) in lieu of cerdip packages (Q-20).

²To order MIL-STD-883, Class B processed parts, add /883B to part number. Contact your local sales office for military datasheets. For U.S. Standard Military Drawing (SMD) see DESC drawing 5962-87702.

³D = Ceramic DIP, E = Leadless Ceramic Chip Carrier (LCCC); N = Plastic DIP; P = Plastic Leaded Chip Carrier (PLCC); Q = Cerdip. For outline information see Package Information section.

AD7545

CIRCUIT INFORMATION — D/A CONVERTER SECTION Figure 1 shows a simplified circuit of the D/A converter section of the AD7545 and Figure 2 gives an approximate equivalent circuit. Note that the ladder termination resistor is connected to AGND. R is typically $11k\Omega$.




Figure 1. Simplified D/A Circuit of AD7545

The binary weighted currents are switched between the OUT1 bus line and AGND by N-channel switches, thus maintaining a constant current in each ladder leg independent of the switch state.

The capacitance at the OUT1 bus line, C_{OUT1}, is code dependent and varies from 70pF (all switches to AGND) to 200pF (all switches to OUT1).

One of the current switches is shown in Figure 2. The input resistance at \hat{V}_{REF} (Figure 1) is always equal to R_{LDR} (R_{LDR} is the R/2R ladder characteristic resistance and is equal to value " \hat{R} "). Since \hat{R}_{IN} at the V_{REF} pin is constant, the reference terminal can be driven by a reference voltage or a reference current, ac or dc, of positive or negative polarity. (If a current source is used, a low temperature coefficient external R_{FB} is recommended to define scale factor.)




Figure 2. N-Channel Current Steering Switch

CIRCUIT INFORMATION—DIGITAL SECTION
Figure 3 shows the digital structure for one bit.
The digital signals CONTROL and CONTROL are generated from CS and WR.




Figure 3. Digital Input Structure

The input buffers are simple CMOS inverters designed such that when the AD7545 is operated with $V_{DD}=5V$, the buffers convert TTL input levels (2.4V and 0.8V) into CMOS logic levels. When V_{IN} is in the region of 2.0 volts to 3.5 volts the

input buffers operate in their linear region and draw current from the power supply. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V_{DD} and DGND) as is practically possible.

The AD7545 may be operated with any supply voltage in the range $5 \le V_{DD} \le 15$ volts. With $V_{DD} = +15V$ the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.

BASIC APPLICATIONS

Figures 4 and 5 show simple unipolar and bipolar circuits using the AD7545. Resistor R1 is used to trim for full scale. The "G" versions (AD7545GLN, AD7545GQ, AD7545GUD) have a guaranteed maximum gain error of $\pm 1 \text{LSB}$ at $+25^{\circ}\text{C}$ (V_{DD} = +5V) and in many applications it should be possible to dispense with gain trim resistors altogether. Capacitor C1 provides phase compensation and helps prevent overshoot and ringing when using high speed op amps. Note that all the circuits of Figures 4, 5 and 6 have constant input impedance at the V_{REF} terminal.

The circuit of Figure 1 can either be used as a fixed reference D/A converter so that it provides an analog output voltage in the range 0 to $-V_{\rm IN}$ (note the inversion introduced by the op amp) or $V_{\rm IN}$ can be an ac signal in which case the circuit behaves as an attenuator (2-Quadrant Multiplier). $V_{\rm IN}$ can be any voltage in the range $-20{\le}V_{\rm IN}{\le}+20$ volts (provided the op amp can handle such voltages) since $V_{\rm RFF}$ is permitted to exceed $V_{\rm DD}$. Table II shows the code relationship for the circuit of Figure 4.




Figure 4. Unipolar Binary Operation

TRIM RESISTOR	J/A/S	K/B/T	L/C/U	GL/GC/GU
R1	500Ω	200Ω	100Ω	20Ω
R2	150Ω	68Ω	33Ω	6.8Ω

Table 1. Recommended Trim Resistor Values vs. Grades for V_{DD} = +5V

Binary Number in DAC Register			Analog Output		
1111	1111	1111	-V _{IN} {4095 4096}		
1000	0000	0000	$-V_{IN} \left\{ \frac{2048}{4096} \right\} = -1/2 V_{IN}$		
0000	0000	0001	$-V_{IN} \left\{ \frac{1}{4096} \right\}$		
0000	0000	0000	0 Volts		

Table II. Unipolar Binary Code Table for Circuit of Figure 4

Figure 5 and Table III illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code and inverter U_1 on the MSB line converts 2's complement input code to offset binary code. If appropriate, inversion of the MSB may be done in software using an exclusive -OR instruction and the inverter omitted. R3, R4 and R5 must be selected to match within 0.01% and they should be the same type of resistor (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of R3 value to R4 causes both offset and full scale error. Mismatch of R5 and R4 and R3 causes full scale error.




Figure 5. Bipolar Operation (2's Complement Code)

1	Data Input	Analog Output
0111	1111 1111	$+V_{IN} \cdot \left\{ \frac{2047}{2048} \right\}$
0000	000,0	$+V_{IN} \cdot \left\{ \frac{1}{2048} \right\}$
0000	0000 0000	0 Volts
1111	1111 1111	$-V_{IN}$. $\left\{\frac{1}{2048}\right\}$
1000	0000 0000	$-V_{IN} \cdot \left\{ \frac{2048}{2048} \right\}$

Table III. 2's Complement Code Table for Circuit of Figure 5

Figure 6 shows an alternative method of achieving bipolar output. The circuit operates with sign plus magnitude code and has the advantage that it gives 12-bit resolution in each quadrant compared with 11-bit resolution per quadrant for the circuit of Figure 5. The AD7592 is a fully protected CMOS change-over switch with data latches. R4 and R5 should match each other to 0.01% to maintain the accuracy of the D/A converter, Mismatch between R4 and R5 introduces a gain error.




Figure 6. 12-Bit Plus Sign Magnitude D/A Converter

Sign Bit		ary Num AC Regi	Analog Output	
0	1111	1111	1111	$+V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$
0	0000	0000	0000	0 Volts
1	0000	0000	0000	0 Volts
1	1111	1111	1111	$-V_{IN} \cdot \left\{ \frac{4095}{4096} \right\}$

Note: Sign bit of "0" connects R3 to GND.

Table IV. 12-Bit Plus Sign Magnitude Code Table for Circuit of Figure 6

APPLICATION HINTS

Output Offset: CMOS D/A converters exhibit a code dependent output resistance which in turn causes a code dependent amplifier noise gain. The effect is a code dependent differential nonlinearity term at the amplifier output which depends on $V_{\rm OS}$ where $V_{\rm OS}$ is the amplifier input offset voltage. To maintain monotonic operation it is recommended that $V_{\rm OS}$ be no greater than (25 \times 10 $^{-6}$) (VREF) over the temperature range of operation. Suitable op amps are AD517L and AD544L. The AD517L is best suited for fixed reference applications with low bandwidth requirements: it has extremely low offset (50 μ V) and in most applications will not require an offset trim. The AD544L has a much wider bandwidth and higher slew rate and is recommended for multiplying and other applications requiring fast settling. An offset trim on the AD544L may be necessary in some circuits.

General Ground Management: AC or transient voltages between AGND and DGND can cause noise injection into the analog output. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7545. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7545 AGND and DGND pins (1N914 or equivalent).

Digital Glitches: When WR and CS are both low the latches are transparent and the D/A converter inputs follow the data inputs. In some bus systems, data on the data bus is not always valid for the whole period during which WR is low and as a result invalid data can briefly occur at the D/A converter inputs during a write cycle. Such invalid data can cause unwanted glitches at the output of the D/A converter. The solution to this problem, if it occurs, is to retime the write pulse WR so that it only occurs when data is valid.

Another cause of digital glitches is capacitive coupling from the digital lines to the OUT1 and AGND terminals. This should be minimized by screening the analog pins of the AD7545 (Pins 1, 2, 19, 20) from the digital pins by a ground track run between pins 2 and 3 and between pins 18 and 19 of the AD7545. Note how the analog pins are at one end of the package and separated from the digital pins by VDD and DGND to aid screening at the board level. On-chip capacitive coupling can also give rise to crosstalk from the digital to analog sections of the AD7545, particularly in circuits with high cur-

AD7545

rents and fast rise and fall times. This type of crosstalk is minimized by using $V_{\rm DD}$ = +5 volts. However, great care should be taken to ensure that the +5V used to power the AD7545 is free from digitally induced noise.

Temperature Coefficients: The gain temperature coefficient of the AD7545 has a maximum value of 5ppm/°C and a typical value of 2ppm/°C. This corresponds to worst case gain shifts of 2LSBs and 0.8LSBs respectively over a 100°C temperature range. When trim resistors R1 and R2 are used to adjust full scale range, the temperature coefficient of R1 and R2 should also be taken into account. The reader is referred to Analog Devices Application Note "Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACs", Publication Number E630–10–6/81.

SINGLE SUPPLY OPERATION

The ladder termination resistor of the AD7545 (Figure 1) is connected to AGND. This arrangement is particularly suitable for single supply operation because OUT 1 and AGND may be biased at any voltage between DGND and V_{DD}. OUT1 and AGND should never go more than 0.3 volts less than DGND or an internal diode will be turned on and a heavy current may flow which will damage the device. (The AD7545 is, however, protected from the SCR latch-up phenomenon prevalent in many CMOS devices.)

Figure 7 shows the AD7545 connected in a voltage switching mode. OUT1 is connected to the reference voltage and AGND is connected to DGND. The D/A converter output voltage is available at the V_{REF} pin and has a constant output impedance equal to R. R_{FB} is not used in this circuit.




Figure 7. Single Supply Operation Using Voltage Switching Mode

The loading on the reference voltage source is code dependent and the response time of the circuit is often determined by the behavior of the reference voltage with changing load conditions.

To maintain linearity, the voltages at OUT1 and AGND should remain within 2.5 volts of each other, for a V_{DD} of 15 volts. If V_{DD} is reduced from 15V or the differential voltage between OUT1 and AGND is increased to more than 2.5V the differential nonlinearity of the DAC will increase and the linearity of the DAC will be degraded. Figures 8 and 9 show typical curves illustrating this effect for various values of reference voltage and V_{DD} . If the output voltage is required to be offset from ground by some value, then OUT1 and AGND may be biased up. The effect on linearity and differential nonlinearity will be the same as reducing V_{DD} by the amount of the offset.




Figure 8. Differential Nonlinearity vs. V_{DD} for Figure 7 Circuit. Reference Voltage = 2.5 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C and U Grades.




Figure 9. Differential Nonlinearity vs. Reference Voltage for Figure 7 Circuit. V_{DD} = 15 Volts. Shaded Area Shows Range of Values of Differential Nonlinearity that Typically Occur for L, C, and U Grades.

The circuits of Figures 4, 5 and 6 can all be converted to single supply operation by biasing AGND to some voltage between $V_{\rm DD}$ and DGND. Figure 10 shows the 2's Complement Bipolar circuit of Figure 5 modified to give a range from +2V to +8V about a "pseudo-analog ground" of 5V. This voltage range would allow operation from a single $V_{\rm DD}$ of +10V to +15V. The AD584 pin-programmable reference fixes AGND at +5V. $V_{\rm IN}$ is set at +2V by means of the series resistors R1 and R2. There is no need to buffer the $V_{\rm REF}$ input to the AD7545 with an amplifier because the input impedance of the D/A converter is constant. Note, however, that since the temperature coefficient of the D/A reference input resistance is typically -300ppm/° C, applications which experience wide temperature variations may require a buffer amplifier to generate

the +2.0V at the AD7545 V_{REF} pin. Other output voltage ranges can be obtained by changing R4 to shift the zero point and (R1 + R2) to change the slope, or gain of the D/A transfer function. V_{DD} must be kept at least 5V above OUT1 to ensure that linearity is preserved.




Figure 10. Single Supply "Bipolar" 2's Complement D/A Converter

MICROPROCESSOR INTERFACING OF THE AD7545 The AD7545 can interface directly to both 8- and 16-bit microprocessors via its 12-bit wide data latch using standard

CS and WR control signals.

A typical interface circuit for an 8-bit processor is shown in Figure 11. This arrangement uses two memory addresses, one for the lower 8 bits of data to the DAC and one for the upper 4 bits of data into the DAC via the latch.




Figure 11. 8-Bit Processor to AD7545 Interface

Figure 12 shows an alternative approach for use with 8-bit processors which have a full 16-bit wide address bus such as 6800, 8080, Z80. This technique uses the 12 lower address lines of the processor address bus to supply data to the DAC, thus each AD7545 connected in this way uses 4k bytes of address locations. Data is written to the DAC using a single memory write instruction. The address field of the instruction is organized so that the lower 12 bits contain the data for the DAC and the upper 4 bits contain the address of the 4k block at which the DAC resides.




Figure 12. Connecting the AD7545 to 8-Bit Processors via the Address Bus

SUPPLEMENTAL APPLICATION MATERIAL

For further information on CMOS multiplying D/A converters the reader is referred to the following texts:

Application Guide to CMOS Multiplying D/A converters available from Analog Devices, Publication Number G479.

Gain Error and Gain Temperature Coefficient of CMOS Multiplying DACS – Application Note, Publication Number E630–10–6/81 available from Analog Devices.