IRF340 - Intersil Corporation

File Number

2307.3

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

IRF340

10A, 400V, 0.550 Ohm, N-Channel

Power MOSFET

This N-Channel enhancement mode silicon gate power ﬁeld

effect transistor is designed, tested and guaranteed to

withstand a speciﬁc level of energy in the breakdown

avalanche mode of operation. These MOSFETs are

designed for applications such as switching regulators,

switching converters, motor drivers, relay drivers, and drivers

for high power bipolar switching transistors requiring high

speed and low gate drive power. These types can be

operated directly from integrated circuits.

Formerly developmental type TA17424.

Features

• 10A, 400V

•r

DS(ON) = 0.550Ω

• Single Pulse Avalanche Energy Rated

• SOA is Power-Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Majority Carrier Device

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

Components to PC Boards”

Symbol

Packaging

JEDEC TO-204AE

Ordering Information

PART NUMBER PACKAGE BRAND

IRF340 TO-204AE IRF340

NOTE: When ordering, use the entire part number. D

DRAIN

(FLANGE)

SOURCE (PIN 2)

GATE (PIN 1)

Data Sheet March 1999

Absolute Maximum Ratings TC = 25oC, Unless Otherwise Speciﬁed

IRF340 UNITS

Drain To Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDS 400 V

Drain To Gate Voltage (RGS = 20kΩ) (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VDGR 400 V

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .ID

TC= 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .ID10

6.3 A

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM 40 A

Gate To Source Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VGS ±20 V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD125 W

Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS 520 mJ

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG -55 to 150 oC

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Tpkg 300

260

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe

device at these or any other conditions above those indicated in the operational sections of this speciﬁcation is not implied.

NOTE:

1. TJ= 25oC to 125oC.

Electrical Speciﬁcations TC = 25oC, Unless Otherwise Speciﬁed

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain To Source Breakdown Voltage BVDSS ID = 250µA, VGS = 0V (Figure 10) 400 - - V

Gate Threshold Voltage VGS(TH) VDS = VGS, ID = 250µA 2.0 - 4.0 V

Zero Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = 0V - - 25 µA

VDS = 0.8 x Rated BVDSS, VGS = 0V, TJ = 150oC - - 250 µA

On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX, VGS = 10V 10 - - A

Gate to Source Leakage Current IGSS VGS = ±20V - - ±100 nA

Drain to Source On Resistance (Note 2) rDS(ON) ID = 5.2A, VGS = 10V (Figures 8, 9) - 0.4 0.550 Ω

Forward Transconductance (Note 2) gfs VDS ≥ 50V, ID = 5.2A (Figure 12) 5.8 8 - S

Turn-On Delay Time d(ON) VDD = 200V, ID≈ 10A, RG = 9.1Ω, RL = 19.5Ω

(Figures 17, 18) MOSFET Switching Times are

Essentially Independent of Operating Temperature

-1721ns

Rise Time tr-2741ns

Turn-Off Delay Time td(OFF) -4575ns

Fall Time tf-2036ns

Total Gate Charge

(Gate to Source + Gate to Drain) Qg(TOT) VGS = 10V, ID = 10A, VDS = 0.8 x Rated BVDSS

Ig(REF) = 1.5mA (Figures 14, 19, 20) Gate Charge is

Essentially Independent of Operating Temperature

-4163nC

Gate to Source Charge Qgs -7-nC

Gate to Drain “Miller” Charge Qgd -23-nC

Input Capacitance CISS VDS = 25V, VGS = 0V, f = 1MHz (Figure 11) - 1250 - pF

Output Capacitance COSS - 300 - pF

Reverse Transfer Capacitance CRSS -80-pF

Internal Drain Inductance LDMeasured between the

Contact Screw on Header

thatis ClosertoSource and

Gate Pins and Center of

Die

Modified MOSFET

Symbol Showing the

Internal Device

Inductances

- 5.0 - nH

Internal Source Inductance LSMeasured from the Source

Lead, 6mm (0.25in) from

Header and Source

Bonding Pad

- 12.5 - nH

Thermal Resistance Junction to Case RθJC - - 1.0 oC/W

Thermal Resistance Junction to Ambient RθJA Free Air Operation - - 30 oC/W

IRF340

Source To Drain Diode Speciﬁcations

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current ISD Modified MOSFET Symbol

Showing the Integral

Reverse P-N Junction

Rectifier

- - 10 A

Pulse Source to Drain Current (Note 3) ISDM - - 40 A

Drain to Source Diode Voltage (Note 2) VSD TJ = 25oC, ISD = 9.2A, VGS = 0V (Figure 13) - - 2.0 V

Reverse Recovery Time trr TJ = 25oC, ISD = 9.2A, dISD/dt = 100A/µs 170 350 790 ns

Reverse Recovery Charge QRR TJ = 25oC, ISD = 9.2A, dISD/dt = 100A/µs 1.6 4.0 8.2 µC

NOTES:

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.

3. Repetitive Rating: Pulse width limited by Max junction temperature. See Transient Thermal Impedance Curve (Figure 3).

4. VDD = 50V, starting TJ = 25oC, L = 9.2mH, RG = 25Ω, peak IAS = 10A (Figures 15, 16).

Typical Performance Curves

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

0 50 100 150

TC, CASE TEMPERATURE (oC)

POWER DISSIPATION MULTIPLIER

0.2

0.4

0.6

0.8

1.0

1.2

25 50 75 100 125 150

TC, CASE TEMPERATURE (oC)

ID, DRAIN CURRENT (A)

10-5 10-4 10-3 10-2 0.1 1 10

0.1

0.01

10-3

ZθJC, TRANSIENT THERMAL IMPEDANCE

t1, RECTANGULAR PULSE DURATION (s)

0.5

0.2

0.1

0.05

0.02

0.01

SINGLE PULSE

PDM

t1t2

NOTES:

DUTY FACTOR: D = t1/t2

PEAK TJ = PDM x ZθJC + TC

IRF340

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves

(Continued)

110102103

VDS, DRAIN TO SOURCE VOLTAGE (V)

102

0.1

ID, DRAIN CURRENT (A)

TC = 25oC

TJ = 150oC

SINGLE PULSE

OPERATION IN

THIS AREA LIMITED

BY rDS(ON)

100µs

10µs

1ms

10ms

0 40 80 120 160 200

VDS, DRAIN TO SOURCE VOLTAGE (V)

ID, DRAIN CURRENT (A)

80µs PULSE TEST

VGS = 6V

VGS = 4V

VGS = 4.5V

VGS = 5V

VGS = 5.5V

VGS = 10V

0246810

VDS, DRAIN TO SOURCE VOLTAGE (V)

ID, DRAIN CURRENT (A)

80µs PULSE TEST

VGS = 5V

VGS = 4.5V

VGS = 4V

VGS = 5.5V

VGS = 6V

VGS = 10V

0246810

VGS, GATE TO SOURCE VOLTAGE (V)

100

0.1

IDS(ON), DRAIN TO SOURCE CURRENT (A)

TJ = 150oC

TJ = 25oC

VDS ≥ 50V

80µs PULSE TEST

0 1020304050

ID, DRAIN CURRENT (A)

rDS(ON), DRAIN TO SOURCE

80µs PULSE TEST

VGS = 20V

VGS = 10V

ON RESISTANCE

3.0

2.4

1.8

1.2

0.6

-60 0 20 120 160

TJ, JUNCTION TEMPERATURE (oC)

NORMALIZED DRAIN TO SOURCE

ON RESISTANCE

ID = 10A

-40 -20 14010040 60 80

VGS = 10V

IRF340

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Typical Performance Curves

(Continued)

1.25

1.15

1.05

0.95

0.85

0.75

-60 0 20 120 160

TJ, JUNCTION TEMPERATURE (oC)

NORMALIZED DRAIN TO SOURCE

BREAKDOWN VOLTAGE

ID = 250µA

-40 -20 14010040 60 80

2500

2000

1500

1000

500

0110

100

VDS, DRAIN TO SOURCE VOLTAGE (V)

C, CAPACITANCE (pF)

CISS

CRSS COSS

VGS = 0V, f = 1MHz

CISS = CGS + CGD

CRSS = CGD

COSS ≈ CDS + CGS

1000

TJ = 150oC

TJ = 25oC

048121620

ID, DRAIN CURRENT (A)

gfs, TRANSCONDUCTANCE (S)

VDS ≥ 50V

80µs PULSE TEST

0 0.3 0.6 0.9 1.2 1.5

VSD, SOURCE TO DRAIN VOLTAGE (V)

100

0.1

ISD, SOURCE TO DRAIN CURRENT (A)

TJ = 150oCTJ = 25oC

00 1224364860

Qg(TOT), TOTAL GATE CHARGE (nC)

VGS, GATE TO SOURCE VOLTAGE (V)

ID = 10A VDS = 320V

VDS = 200V

VDS = 80V

IRF340

Test Circuits and Waveforms

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

VGS

0.01Ω

IAS

VDS

VDD

DUT

VARY tP TO OBTAIN

REQUIRED PEAK IAS

VDD

VDS

BVDSS

IAS

tAV

VGS

DUT

-VDD

tON

td(ON)

90%

10%

VDS 90%

10%

td(OFF)

tOFF

90%

50%

10% PULSE WIDTH

VGS

0.3µF

12V

BATTERY 50kΩ

VDS

DUT

Ig(REF)

(ISOLATED

VDS

0.2µF

CURRENT

REGULATOR

ID CURRENT

SAMPLING

IG CURRENT

SAMPLING

SUPPLY)

RESISTOR RESISTOR

SAME TYPE

AS DUT Qg(TOT)

Qgd

Qgs

VDS

VGS

VDD

Ig(REF)

IRF340

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certiﬁcation.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is gr anted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Ofﬁce Headquarters

NORTH AMERICA

Intersil Corporation

P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902

TEL: (407) 724-7000

FAX: (407) 724-7240

EUROPE

Intersil SA

Mercure Center

100, Rue de la Fusee

1130 Brussels, Belgium

TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.

7F-6, No. 101 Fu Hsing North Road

Taipei, Taiwan

Republic of China

TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029

IRF340