Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com (email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
- © Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
1. Product profile
1.1 General description
The IP4064CX8, IP4364CX8 and IP4366CX8 are 3-channel RC low-pass filter arrays
which are designed to provide filtering of undesired RF signals in the 800 MHz to
3 000 MHz frequency band. In addition, the IP4064CX8, IP4364CX8 and IP4366CX8
incorporate diodes to provide protection to downstream components from ElectroStatic
Discharge (ESD) voltages as high as ±15 kV contact discharge according the
IEC 61000-4-2 mod el, far exceeding standard level 4.
All three devices are fabricated using monolithic silicon technology and integrate
three resistors and seven high-level ESD-protection diodes in a single Wafer-Level
Chip-Scale Package (WLCSP). These features make the IP4064CX8, IP4364CX8 and
IP4366CX8 ideal for use in applications requiring the utmost in miniaturization such as
mobile phone handsets, cordless telephones an d personal digita l devices.
1.2 Features and benefits
Pb-free, RoHS compliant and free of haloge n and antimony (Dark Green compliant)
3-channel SIM card interface integrated RC filter array
Integrated 100 Ω/100 Ω/47 Ω series channel resistors
Integrated ESD protection withstanding ±15 kV contact discharge, far exceeding
IEC 61000-4-2 level 4
WLCSP with 0.4 mm pitch (IP4364CX8 and IP4366CX8) and 0.5 mm pitch
(IP4064CX8)
1.3 Applications
SIM interfaces in e. g. cellular and Personal Communication System (PCS) mobile
handsets
IP4064CX8; IP4364CX8;
IP4366CX8
Integrated SIM card p assive filter array with ESD protection to
IEC 61000-4-2 level 4
Rev. 02 — 11 February 2010 Product data sheet
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 2 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
2. Pinning information
2.1 Pinning
2.2 Pin description
3. Ordering information
Fig 1. Pin configuration
008aaa206
transparent top view,
solder balls facing down
A
231
B
C
bump A1
index area
Table 1. Pinning
Pin Description
A1 not connected (missing ball)
A2 external pin 1
A3 internal pin 1
B1 external pin 2
B2 ground
B3 internal pin 2
C1 external pin 3
C2 supply ESD protection
C3 internal pin 3
Table 2. Ordering information
Type number Package
Name Description Version
IP4064CX8/LF/P WLCSP8 wafer level chip-size package; 8 bumps ; 1. 41 × 1.41 × 0.65 mm IP4064CX8/LF/P
IP4364CX8/LF/P WLCSP8 wafer level chip-size package; 8 bumps ; 1. 16 × 1.16 × 0.61 mm IP4364CX8/LF/P
IP4366CX8/P WLCSP8 wafer le vel chip-size package; 8 bumps; 1.16 × 1.16 × 0.61 mm IP4366CX8/P
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 3 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
4. Functional diagram
5. Limiting values
[1] Device is qualified with 1000 pulses of ±15 kV contact discharges each, according to the IEC61000-4-2
model and far exceeds the specified level 4 (8 kV contact discharge).
Fig 2. Schematic diagram
008aaa21
0
100 Ω
R1
47 Ω
R2
100 Ω
R3
A3
B3
C3
IEC61000-4-2
level 1
protection pins
IEC61000-4-2
level 4
protection pins
A2
C2
B1
C1
B2
Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VIinput voltage 0.5 +5.5 V
VESD electrostatic discharge
voltage pins A2, B1, C1 and C2
to ground
contact discharge [1] 15 +15 kV
air discharge [1] 15 +15 kV
IEC 61000-4-2 level 4;
pins A2, B1, C1 and C2
to ground
contact discharge 8+8 kV
air discharge 15 +15 kV
IEC 61000-4-2 level 1;
pins A3, B3 and C3 to
ground
contact discharge 2+2 kV
air discharge 2+2 kV
Pch channel power dissipation continuous power;
Tamb = 70 °C-60 mW
Ptot total power dissipation continuous power;
Tamb = 70 °C-180 mW
Tstg storage temperature 55 +150 °C
Treflow(peak) peak reflow temperature 10 s maximum -260 °C
Tamb ambient temperature 35 +85 °C
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 4 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
6. Characteristics
[1] Guaranteed by design.
7. Application information
7.1 Application diagram
A typical application diagram showing IP4064CX8, IP4364CX8 or IP4366CX8 in a SIM
card interface is depicted in Figure 3. The 2 kV ESD compliant pins (A3, B3 and C3) are
connected to the baseband interface side while the four 15 kV ESD compliant pins (A2,
B1, C1 and C2) are connected to the SIM card.
Table 4. Electrical characteristics
Tamb = 25
°
C; unless otherwise specified.
Symbol Parameter Conditions Min Typ Max Unit
Rs(ch) channel series resistance R1 and R3 75 100 125 Ω
R2 35.2 47.0 58.8 Ω
Cch channel capacit ance including diode
capacitance;
Vbias(DC) = 0 V; f = 1 MHz
[1]
IP4064CX8 14 17 20 pF
IP4364CX8 14 17 20 pF
IP4366CX8 810 12 pF
VBR breakdown voltage Itest = 1 mA 6 - 10 V
ILR reverse leakage current VI = 3 V - - 50 nA
Fig 3. Typical app lication diagram
008aaa21
1
100 Ω
R1
47 Ω
R2
100 Ω
R3
RST
CLK
I/O
baseband
C2
A2
B1
C1
B2
A3
B3
C3
VSIM
SIM card
AUX2AUX1
I/OCLK
SPURST
GNDVCC
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 5 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
7.2 Insertion loss
The IP4064CX8, IP4364CX8 and IP4366CX8 are mainly designed as an EMI/RFI filter for
SIM card interfaces. The insertion loss measurement configuration of a typical 50 Ω
NetWork Analyzer (NWA) system for evaluation of the IP4064CX8, IP4364CX8 and
IP4366CX8 is shown in Figure 4.
The insertion loss in a 50 Ω NWA system for all three channels of IP4064CX8 and
IP4364CX8 is depicted in Figure 5a while insertion loss of IP4366CX8 is shown in
Figure 5b. The insertion loss is measured with a test Printed-Circuit Board (PCB) utilizing
laser drilled micro-via holes that connect the PCB ground plane to the ground pins.
Fig 4. Frequency response measurement configuration
OUT
001aai75
5
50 Ω50 Ω
Vgen
DUT
IN
TEST BOARD
(1) Channel B1 to B3.
(2) Channel A2 to A3.
(3) Channel C1 to C3.
a. IP4064CX8 and IP4364CX8 b. IP4366CX8
Fig 5. Measured insertion loss magnitudes
001aag219
20
30
10
0
s21
(dB)
40
f (MHz)
101104
103
110
2
10
(1)
(3)
(2)
008aaa207
20
30
10
0
s21
(dB)
40
f (MHz)
101104
103
110
2
10
(1)
(3)
(2)
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 6 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
7.3 Crosstalk
The crosstalk measurement configuration of a typica l 50 Ω NW A system for evaluation of
the IP4064CX8, IP4364CX8 and IP4366CX8 is sh own in Figure 6.
Four typical examples of crosstalk measurement results of IP4064CX8 and IP4364CX8
are depicted in Figure 7a. The crosstalk behavior of IP4366CX8 is shown in Figure 7b.
Unused channels are terminated with 50 Ω to ground.
Fig 6. Crosstalk measuremen t configuration
OUT_2
001aai75
6
50 Ω50 Ω
Vgen
DUT
IN_1
OUT_1IN_2
TEST BOARD
50 Ω50 Ω
(1) Pin C1 to pin B3.
(2) Pin B1 to pin C3.
(3) Pin B1 to pin A3.
(4) Pin A2 to pin C3.
(1) Pin B1 to pin C3.
(2) Pin A2 to pin B3.
(3) Pin B1 to pin A3.
(4) Pin A2 to pin C3.
(5) Pin C2 to pin A3.
(6) Pin C2 to pin C3.
a. IP4064CX8 and IP4364CX8 b. IP4366CX8
Fig 7. Measured crosstalk be tw ee n different channels
008aaa208
60
40
80
20
0
αct
(dB)
100
f (MHz)
110
4
103
10 102
(1)
(2)
(3)
(4)
008aaa209
60
40
80
20
0
αct
(dB)
100
f (MHz)
110
4
103
10 102
(1)
(2)
(3)
(4)
(5)
(6)
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 7 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
8. Package outline
Fig 8. Package outline (WLCSP8)
wlcsp8_3x3-a1_po
European
projection
W
LCSP8: wafer level chip-size package; 8 bumps (3 x 3 - A1)
bump A1
index area
D
E
detail X
A
A2
A1
e1
e1
e
eb
1
C
B
A
23
X
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 8 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
Table 5. Dimensions for Figure 8
Symbol Min Typ Max Unit
IP4064CX8
A0.60 0.65 0.70 mm
A10.22 0.24 0.26 mm
A20.38 0.41 0.44 mm
b0.27 0.32 0.37 mm
D1.36 1.41 1.46 mm
E1.36 1.41 1.46 mm
e - 0.5 -mm
e1-1.0 -mm
IP4364CX8 and IP4366CX8
A0.56 0.61 0.66 mm
A10.18 0.20 0.22 mm
A20.38 0.41 0.44 mm
b0.21 0.26 0.31 mm
D1.11 1.16 1.21 mm
E1.11 1.16 1.21 mm
e - 0.4 -mm
e1-0.8 -mm
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 9 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
9. Soldering of WLCSP packages
9.1 Introduction to soldering WLCSP packages
This text provides a very brief insight into a complex technology. A more in-depth account
of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note
AN10439 “W afer Level Chip Scale Package” and in application note AN10365 “Surface
mount reflow soldering description”.
Wave soldering is not suitable for this package.
All NXP WLCSP packages are lead-free.
9.2 Board mounting
Board mounting of a WLCSP requires several steps:
1. Solder paste printing on the PCB
2. Component placement with a pick and place machine
3. The reflow soldering itself
9.3 Reflow soldering
Key characteristics in reflow soldering are :
Lead-free ve rsus SnPb soldering; note th at a lead-free reflow process usua lly leads to
higher minimum peak temperatures (see Figure 9) than a PbSn process, thus
reducing the process window
Solder paste printing issues, such as smearing, release, and adjusting the process
window for a mix of large and small components on one board
Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature), and cooling down. It is imperative that the peak
temperature is high enoug h for the solder to make reliable solder joint s (a solder paste
characterist ic) while be ing low en oug h th at th e packages an d/or boards are no t
damaged. The pea k temperature of the package depends on package thickness and
volume and is classified in accordance with Table 6.
Moisture sensitivity precautions, as indicated on the packing, must be respe cted at all
times.
Studies have shown that small packages reach higher temperatures during reflow
soldering, see Figure 9.
Table 6. Lead-free pr ocess (from J-STD-020C)
Package thickness (mm) Package reflow temperature (°C)
Volume (mm3)
< 350 350 to 2 000 > 2 000
< 1.6 260 260 260
1.6 to 2.5 260 250 245
> 2.5 250 245 245
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 10 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
For further information on temperature profiles, refer to application no te AN10365
“Surface mount reflow soldering description”.
9.3.1 Stand off
The stand off between the substrate and the chip is determined by:
The amount of printed solder on the substrate
The size of the solder land on the substrate
The bump height on the chip
The higher the stand off, the better the stresses are released due to TEC (Thermal
Expansion Coefficient) differences between substrate and chip.
9.3.2 Quality of solder joint
A flip-chip joint is considered to be a good joint when the entire solder land has been
wetted by the solder from the bump. The surface of the joint should be smooth and the
shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps
after reflow can occur during the reflow process in bumps with high ratio of bump diameter
to bump height, i.e. low bumps with large dia meter. No failures have been found to be
related to these voids. Solder joint inspection after reflow can be done with X-ray to
monitor defects such as bridging, open circuits and voids.
9.3.3 Rework
In general, rework is not recommended. By rework we mean the process of removing the
chip from the substrate and replacing it with a new chip. If a chip is removed from the
substrate, most solder balls of the chip will be damaged. In that case it is recommended
not to re-use the chip again.
MSL: Moisture Sensitivity Level
Fig 9. Temperature profiles for large and small components
001aac84
4
temperature
time
minimum peak temperature
= minimum soldering temperature
maximum peak temperature
= MSL limit, damage level
peak
temperature
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 11 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
Device removal can be done when the substrate is heated until it is certain that all solder
joints are molten. The chip can then be carefully removed from the substrate without
damaging the tracks and solder lands on the substrate. Removing the device must be
done using plastic tweezers, because metal tweezers can damage the silicon. The
surface of the substrate should be carefully cleaned and all solder and flux residues
and/or underfill removed. When a new chip is placed on the substrate, use the flux
process instead of solder on the sold er lands. Apply flux on the bu mps at the chip side as
well as on the solder pads on the substrate. Place and align the new chip while viewing
with a microscope. To reflow the solder, use the solder profile shown in application note
AN10365 “Surface mount reflow soldering description”.
9.3.4 Cleaning
Cleaning can be done after reflow soldering.
10. Abbreviations
11. Revision history
Table 7. Abbreviations
Acronym Description
DUT Device Under Test
EMI ElectroMagnetic Interfere nce
ESD ElectroStatic Discharge
NWA NetWork Analyzer
PCB Printed-Circuit Board
PCS Personal Communication System
RFI Radio Frequency Interference
RoHS Restriction of Hazardous Substances
SIM Subscriber Identity Module
WLCSP Wafer-Level Chip-Scale Package
Table 8. Revision history
Document ID Release date Dat a sh e et status Change notice Supersedes
IP4064CX8_IP4364CX8_
IP4366CX8_2 20100211 Product data sheet -IP4064CX8LF_IP4364CX8LF_1
Modifications: Type number IP4366CX8 added
Figure 3: added
General editorial update
IP4064CX8LF_IP4364CX8LF_1 20071112 Product data sheet - -
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 12 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
12. Legal information
12.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of de vice(s) descr ibed in th is document m ay have cha nged since thi s document w as publish ed and may di ffe r in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
12.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liab ility for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and tit le. A short data sh eet is intended
for quick reference only and shou ld not b e relied u pon to cont ain det ailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semicond uctors sales
office. In case of any inconsistency or conflict wit h the short data sheet, the
full data sheet shall pre va il.
Product specificat io n — The information and data provided in a Product
data sheet shall define the specification of the product as agr eed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to off er functions and qualities beyond those described in the
Product data sheet.
12.3 Disclaimers
Limited warr a nty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warrant ies, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequ ential damages (including - wit hout limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability t owards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all informa tion supplied prior
to the publication hereof .
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, milit ary, aircraf t,
space or life support equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected
to result in perso nal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liab ility for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on a weakness or default in the
customer application /use or t he application/use of customer’s third party
customer(s) (hereinafter both referred to as “Application”). It is customer’s
sole responsibility to check whether the NXP Semiconductors product is
suitable and fit for the Appl ica tion plann ed. Customer has to do all necessary
testing for the Application in order to avoid a default of the Application and t he
product. NXP Semiconductors does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semic onductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individua l agreement. In case an individual
agreement is concluded only the ter m s and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by cust omer.
No offer to sell or license — Nothing i n this document may be interpreted or
construed as an of fer t o sell product s that is open for accept ance or the gr ant,
conveyance or implication of any license under any copyrights, patents or
other industrial or inte llectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulatio ns. Export might require a prior
authorization from national authorities.
Non-automotive qualified products — Unless the data sheet of an NXP
Semiconductors product expressly states that the product is automotive
qualified, the product is not suitable for automotive use. It is neither qualified
nor tested in acco rdan ce wit h au to moti ve testin g or app lication requi remen ts.
NXP Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualifie d products in automot ive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and st andards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] dat a sheet Qualification This document contains data from the preliminary specification.
Product [short] dat a sheet Production This document contains the product specifica tion.
IP4064CX8_IP4364CX8_IP4366CX8_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Product data sheet Rev. 02 — 11 February 2010 13 of 14
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
product for such au tomotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive appl ications beyond NXP Semiconductors’
standard warrant y and NXP Semiconductors’ product specifications.
12.4 Trademarks
Notice: All referenced b rands, produc t names, service names and trademarks
are the property of their respective ow ners.
13. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
NXP Semiconductors IP4064CX8; IP4364CX8; IP4366CX8
Integrated SIM card passive filter array with ESD protection
© NXP B.V. 2010. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 11 February 2010
Document identifier: IP4064CX8_IP4364CX8_IP4366CX8_2
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
14. Contents
1 Product profile. . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 General description . . . . . . . . . . . . . . . . . . . . . 1
1.2 Features and benefits. . . . . . . . . . . . . . . . . . . . 1
1.3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2 Pinning information. . . . . . . . . . . . . . . . . . . . . . 2
2.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 2
3 Ordering information. . . . . . . . . . . . . . . . . . . . . 2
4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
5 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3
6 Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Application information. . . . . . . . . . . . . . . . . . . 4
7.1 Application diagram . . . . . . . . . . . . . . . . . . . . . 4
7.2 Insertion loss . . . . . . . . . . . . . . . . . . . . . . . . . . 5
7.3 Crosstalk. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
8 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 7
9 Soldering of WLCSP packages. . . . . . . . . . . . . 9
9.1 Introduction to soldering WLCSP packages. . . 9
9.2 Board mounting . . . . . . . . . . . . . . . . . . . . . . . . 9
9.3 Reflow soldering. . . . . . . . . . . . . . . . . . . . . . . . 9
9.3.1 Stand off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
9.3.2 Quality of solder joint . . . . . . . . . . . . . . . . . . . 10
9.3.3 Rework . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
9.3.4 Cleaning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
10 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 11
11 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 11
12 Legal information. . . . . . . . . . . . . . . . . . . . . . . 12
12.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 12
12.2 Definitions. . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
12.3 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . 12
12.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 13
13 Contact information. . . . . . . . . . . . . . . . . . . . . 13
14 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14